

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/705,668	11/02/2000	Darrell D. Boggs	042390.P9576	6260
•	590 11/26/2004	,	EXAM	INER
Eric S Hyman Blakely Sokolor	ff Taylor & Zafman LLP		LI, AIN	MEE I
12400 Wilshire			ART UNIT	PAPER NUMBER
7th Floor Los Angeles, CA 90025		2183		

DATE MAILED: 11/26/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<del></del> >			
		Application No.	Applicant(s)
Office Action Summary		09/705,668	BOGGS ET AL.
		Examiner	Art Unit
		Aimee J Li	2183
The MAILING D Period for Reply	ATE of this communication app	ears on the cover sheet with the c	orrespondence address
THE MAILING DATE ( - Extensions of time may be an after SIX (6) MONTHS from the first of the period for reply specified if NO period for reply is specified.  Failure to reply within the set	OF THIS COMMUNICATION. vailable under the provisions of 37 CFR 1.13 the mailing date of this communication. Id above is less than thirty (30) days, a reply ified above, the maximum statutory period w or extended period for reply will, by statute, ice later than three months after the mailing	'IS SET TO EXPIRE 3 MONTH(in 16(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONED date of this communication, even if timely filed	ely filed  will be considered timely.  the mailing date of this communication.  O (35 U.S.C. § 133).
Status			
1) Responsive to c	ommunication(s) filed on <u>15 Se</u>	eptember 2004.	
2a)⊠ This action is FI	· · · · <u> </u>	action is non-final.	
•	<u> </u>		
Disposition of Claims			
4a) Of the above 5) ☐ Claim(s) 6) ☑ Claim(s) <u>1-9 and</u> 7) ☐ Claim(s)	d 11-24 is/are pending in the apt claim(s) is/are withdraw is/are allowed. d 11-24 is/are rejected. is/are objected to. are subject to restriction and/or	vn from consideration.	
Application Papers			
9)☐ The specification	is objected to by the Examiner	r.	
10)☐ The drawing(s) fi	led on is/are: a)□ acce	epted or b) objected to by the E	xaminer.
Applicant may not	request that any objection to the o	drawing(s) be held in abeyance. See	37 CFR 1.85(a).
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.		
Priority under 35 U.S.C.	§ 119		
a) All b) Som  1. Certified of  2. Certified of  3. Copies of  application	ne * c) None of: copies of the priority documents copies of the priority documents the certified copies of the priori n from the International Bureau	have been received in Application to the have been received ity documents have been received	on No d in this National Stage
Attachment(s)			
1) Notice of References Cited		4) 🔲 Interview Summary	(PTO-413)
Notice of Draftsperson's P     Information Disclosure Sta     Paper No(s)/Mail Date	atent Drawing Review (PTO-948) tement(s) (PTO-1449 or PTO/SB/08) —-	Paper No(s)/Mail Da	te. <u>11/17/04</u> . atent Application (PTO-152)

Art Unit: 2183

### **DETAILED ACTION**

Page 2

1. Claims 1-9 and 11-24 have been considered. Claim 10 has been cancelled as per Applicant's request.

## **Double Patenting**

- 2. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).
- 3. A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).
- 4. Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).
- 5. Claims 1-9 and 12-21 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-19 of copending Application No. 09/705,678. Although the conflicting claims are not identical, they are not patentably distinct from each other because all the limitations in the above claims are found within the copending applications claims.
- 6. This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.
- 7. Claims 1-19 of copending Application No. 09/705,678 contain every element of claims 1-9 and 12-21 of the instant application and as such anticipate claims 1-9 and 12-21 of the instant application. Please see below for a table mapping the claim limitations of the instant application with the copending application.

Copending Application 09/705,678	Instant Application 09/705,668
A replay queue to receive a plurality of	A replay queue to receive a plurality of
instructions (Claim 1);	instructions (Claim 1);
An execution unit to execute the plurality of	An execution unit to execute the plurality of
instructions (Claim 1);	instructions (Claim 1);
A scheduler coupled between the replay queue	A scheduler coupled between the replay queue
and the execution unit to speculatively	and the execution unit to speculatively
schedule instructions for execution based on	schedule instructions for execution (Claim 1);
data dependencies and expected latencies of	
said plurality of instructions (Claim 1);	
A counter to count a number of times an	To increment a counter for each of the plurality
instruction has one of executed and replayed	of instructions to reflect the number of times
(Claim 1),	each of the plurality of instructions has been
	executed (Claim 1),
Wherein independent instructions and	To dispatch each instruction of the plurality of
associated dependent instructions are executed	instructions to the execution unit either when
if the counter is less than a predetermined	the counter does not exceed a maximum
value and if the counter exceeds the	number of replays or, if the counter for the
predetermined value the instruction is	instruction exceeds the maximum number of
prevented from executing until data required	replays, when the instruction is safe to execute
by the instruction is available (Claim 1);	(Claim 1);
A checker coupled to the execution unit to	A checker coupled to the execution unit to

determine whether each instruction of the	determine whether each instruction has
plurality of instructions has executed	executed successfully, and couples to the
successfully, and coupled to the replay queue	replay queue to communicate to the replay
to dispatch to the replay queue each instruction	queue each instruction that has not executed
that has not executed successfully (Claim 1).	successfully (Claim 1).
An allocator/renamer coupled to the replay	An allocator/renamer coupled to the replay
queue to allocate and rename those of a	queue to allocate and rename those of a
plurality of resources needed by the instruction	plurality of resources needed by the instruction
(Claims 2 and 13).	(Claims 2 and 15)
A front end coupled to the allocator/renamer to	A front end coupled to the allocator/renamer to
provide the plurality of instructions to the	provide the plurality of instructions to the
allocator/renamer (Claims 3 and 14).	allocator/renamer (Claims 3 and 16).
A retire unit to retire the plurality of	A retire unit to retire the plurality of
instructions, coupled to the checker to receive	instructions, coupled to the checker to receive
those of the plurality of instructions that have	those of the plurality of instructions that have
executed successfully, and coupled to the	executed successfully, and coupled to the
allocator/renamer to communicate a de-allocate	allocator/renamer to communicate a de-allocate
signal to the allocator/renamer (Claims 4 and	signal to the allocator/renamer (Claims 4 and
15).	17).
Wherein the retire unit is further coupled to the	Wherein the retire unit is further coupled to the
replay queue to communicate a retire signal	replay queue to communicate a retire signal
when one of the plurality of instructions is	when one of the plurality of instructions is

retired such that the retired instruction and a plurality of associated data are removed from the replay queue (Claims 5 and 16).  At least one cache system on a die of the processor (Claim 6);  A plurality of external memory devices (Claim 6);  A plurality of external memory devices (Claim 6);  A memory request controller coupled to the execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices and to provide the plurality of data to the execution unit (Claim 6).  Wherein the at least one cache system and a second level cache system (Claim 7).  Wherein the external memory devices wherein the external memory devices comprises a least one of a third level cache system, a main memory, and a disk memory (Claim 8).  A staging queue coupled between the checker and the scheduler (Claim 9).	retired such that the retired instruction and a	
the replay queue (Claims 5 and 16).  At least one cache system on a die of the processor (Claim 6);  A plurality of external memory devices (Claim 6);  A plurality of external memory devices (Claim 6); and  A memory request controller coupled to the execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices and to provide the plurality of data to the execution unit (Claim 6).  Wherein the at least one cache system and a second level cache system (Claim 7).  Wherein the external memory devices  Comprises a first level cache system (Claim 7).  Wherein the external memory devices  Comprise at least one of a third level cache system, a main memory, and a disk memory (Claim 8).  A staging queue coupled between the checker  At least one cache system on a die of the processor (Claim 6);  At least one cache system on a die of the processor (Claim 6);  At least one cache system on a die of the processor (Claim 6);  A plurality of external memory devices (Claim 6);  A plurality of external memory devices (Claim 6);  A memory request controller coupled to the execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices (Claim 6).  Wherein the at least one cache system and a second level cache system (Claim 7).  Wherein the external memory devices comprise at least one of a third level cache system, a main memory, and a disk memory (Claim 8).  A staging queue coupled between the checker	retired such that the retired instruction and a	retired (Claims 5 and 18).
At least one cache system on a die of the processor (Claim 6);  A plurality of external memory devices (Claim 6); and  A memory request controller coupled to the execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices and to provide the plurality of data to the execution unit (Claim 6).  Wherein the at least one cache system and a second level cache system (Claim 7).  Wherein the external memory devices  Wherein the external memory devices  Wherein the external memory devices  Comprises a first level cache system (Claim 7).  Wherein the external memory devices  Comprise at least one of a third level cache system, a main memory, and a disk memory  (Claim 8).  A taging queue coupled between the checker	plurality of associated data are removed from	
At least one cache system on a die of the processor (Claim 6);  A plurality of external memory devices (Claim 6); and  A memory request controller coupled to the execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices and to provide the plurality of data to the execution unit (Claim 6).  Wherein the at least one cache system and a second level cache system (Claim 7).  Wherein the external memory devices  Wherein the external memory devices  Comprises a first level cache system (Claim 7).  Wherein the external memory devices  Comprise at least one of a third level cache system, a main memory, and a disk memory  (Claim 8).  A tleast one cache system on a die of the processor (Claim 6);  A plurality of external memory devices (Claim 6);  A memory request controller coupled to the execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices (Claim 6).  Wherein the at least one cache system and a second level cache system (Claim 7).  Wherein the external memory devices comprise at least one of a third level cache system, a main memory, and a disk memory (Claim 8).  A staging queue coupled between the checker	the replay queue (Claims 5 and 16).	
processor (Claim 6);  A plurality of external memory devices (Claim 6);  A plurality of external memory devices (Claim 6); and  A memory request controller coupled to the execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices and to provide the plurality of data to the execution unit (Claim 6).  Wherein the at least one cache system  comprises a first level cache system and a second level cache system (Claim 7).  Wherein the external memory devices  comprise at least one of a third level cache system, a main memory, and a disk memory (Claim 8).  A staging queue coupled between the checker  A memory request controller coupled to the execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices (Claim 6).  Wherein the at least one cache system comprises a first level cache system and a second level cache system (Claim 7).  Wherein the external memory devices comprise at least one of a third level cache system, a main memory, and a disk memory (Claim 8).  A staging queue coupled between the checker		
A plurality of external memory devices (Claim 6); and  6); and  6); and  6); and  A memory request controller coupled to the execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices and to provide the plurality of data to the execution unit (Claim 6).  Wherein the at least one cache system and a second level cache system (Claim 7).  Wherein the external memory devices  Wherein the external memory devices  Comprises a first level cache system and a second level cache system (Claim 7).  Wherein the external memory devices  Comprise at least one of a third level cache system, a main memory, and a disk memory (Claim 8).  A staging queue coupled between the checker	At least one cache system on a die of the	At least one cache system on a die of the
6); and 6); an	processor (Claim 6);	processor (Claim 6);
A memory request controller coupled to the execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices and to provide the plurality of data to the execution unit (Claim 6).  Wherein the at least one cache system  Comprises a first level cache system and a second level cache system (Claim 7).  Wherein the external memory devices  Wherein the external memory devices  Comprise at least one of a third level cache system, a main memory, and a disk memory  (Claim 8).  A staging queue coupled between the checker	A plurality of external memory devices (Claim	A plurality of external memory devices (Claim
execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices and to provide the plurality of data to the execution unit (Claim 6).  Wherein the at least one cache system comprises a first level cache system and a second level cache system (Claim 7).  Wherein the external memory devices comprise at least one of a third level cache system, a main memory, and a disk memory (Claim 8).  A staging queue coupled between the checker  execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices (Claim 6).  Wherein the at least one cache system comprises a first level cache system and a second level cache system (Claim 7).  Wherein the external memory devices comprise at least one of a third level cache system, a main memory, and a disk memory (Claim 8).  A staging queue coupled between the checker	6); and	6); and
the at least one cache system and the plurality of external memory devices and to provide the plurality of data to the execution unit (Claim 6).  Wherein the at least one cache system  comprises a first level cache system and a second level cache system (Claim 7).  Wherein the external memory devices  wherein the external memory devices  comprise at least one of a third level cache system, a main memory, and a disk memory (Claim 8).  A staging queue coupled between the checker  the at least one cache system and the plurality of external memory devices (Claim 6).  Wherein the at least one cache system  comprises a first level cache system and a second level cache system (Claim 7).  Wherein the external memory devices  comprise at least one of a third level cache system, a main memory, and a disk memory (Claim 8).  A staging queue coupled between the checker	A memory request controller coupled to the	A memory request controller coupled to the
of external memory devices and to provide the plurality of data to the execution unit (Claim 6).  Wherein the at least one cache system comprises a first level cache system and a second level cache system (Claim 7).  Wherein the external memory devices wherein the external memory devices comprise at least one of a third level cache system, a main memory, and a disk memory (Claim 8).  A staging queue coupled between the checker of external memory devices (Claim 6).	execution unit to obtain a plurality of data from	execution unit to obtain a plurality of data from
plurality of data to the execution unit (Claim  6).  Wherein the at least one cache system  comprises a first level cache system and a  second level cache system (Claim 7).  Wherein the external memory devices  comprise at least one of a third level cache  system, a main memory, and a disk memory  (Claim 8).  Wherein the at least one cache system  comprises a first level cache system and a  second level cache system (Claim 7).  Wherein the external memory devices  comprise at least one of a third level cache  system, a main memory, and a disk memory  (Claim 8).  A staging queue coupled between the checker  A staging queue coupled between the checker	the at least one cache system and the plurality	the at least one cache system and the plurality
Wherein the at least one cache system  comprises a first level cache system and a second level cache system (Claim 7).  Wherein the external memory devices  comprise at least one of a third level cache system, a main memory, and a disk memory  (Claim 8).  Wherein the at least one cache system comprises a first level cache system and a second level cache system (Claim 7).  Wherein the external memory devices  comprise at least one of a third level cache system, a main memory, and a disk memory  (Claim 8).  A staging queue coupled between the checker	of external memory devices and to provide the	of external memory devices (Claim 6).
Wherein the at least one cache system  comprises a first level cache system and a  second level cache system (Claim 7).  Wherein the external memory devices  comprise at least one of a third level cache  system, a main memory, and a disk memory  (Claim 8).  Wherein the at least one cache system  comprises a first level cache system and a  second level cache system (Claim 7).  Wherein the external memory devices  comprise at least one of a third level cache  system, a main memory, and a disk memory  (Claim 8).  A staging queue coupled between the checker	plurality of data to the execution unit (Claim	
comprises a first level cache system and a second level cache system (Claim 7).  Wherein the external memory devices comprise at least one of a third level cache system, a main memory, and a disk memory (Claim 8).  Comprises a first level cache system and a second level cache system (Claim 7).  Wherein the external memory devices comprise at least one of a third level cache system, a main memory, and a disk memory (Claim 8).  A staging queue coupled between the checker  A staging queue coupled between the checker	6).	
second level cache system (Claim 7).  Wherein the external memory devices  comprise at least one of a third level cache  system, a main memory, and a disk memory  (Claim 8).  Wherein the external memory devices  comprise at least one of a third level cache  system, a main memory, and a disk memory  (Claim 8).  A staging queue coupled between the checker  A staging queue coupled between the checker	Wherein the at least one cache system	Wherein the at least one cache system
Wherein the external memory devices  comprise at least one of a third level cache system, a main memory, and a disk memory  (Claim 8).  Wherein the external memory devices  comprise at least one of a third level cache system, a main memory, and a disk memory  (Claim 8).  (Claim 8).  A staging queue coupled between the checker  A staging queue coupled between the checker	comprises a first level cache system and a	comprises a first level cache system and a
comprise at least one of a third level cache system, a main memory, and a disk memory  (Claim 8).  Claim 8).  Claim 8).  Claim 8).  Claim 8).	second level cache system (Claim 7).	second level cache system (Claim 7).
system, a main memory, and a disk memory  (Claim 8).  (Claim 8).  A staging queue coupled between the checker  A staging queue coupled between the checker	Wherein the external memory devices	Wherein the external memory devices
(Claim 8).  A staging queue coupled between the checker  A staging queue coupled between the checker	comprise at least one of a third level cache	comprise at least one of a third level cache
A staging queue coupled between the checker  A staging queue coupled between the checker	system, a main memory, and a disk memory	system, a main memory, and a disk memory
	(Claim 8).	(Claim 8).
and the scheduler (Claim 9).	A staging queue coupled between the checker	A staging queue coupled between the checker
·	and the scheduler (Claim 9).	and the scheduler (Claim 9).

Wherein the checker comprises a scoreboard to	Wherein the checker comprises a scoreboard to
maintain a status of a plurality of resources	maintain a status of a plurality of resources
(Claim 10).	(Claim 12).
A replay queue to receive a plurality of	A replay queue to receive a plurality of
instructions (Claim 11);	instructions (Claim 13);
At least two execution units to execute the	At least two execution units to execute the
plurality of instructions (Claim 11);	plurality of instructions (Claim 13);
At least two schedulers coupled between the	At least two schedulers coupled between the
replay queue and the execution units to	replay queue and the execution units to
schedule instructions for execution based on	schedule instructions for execution (Claim 13);
data dependencies and instruction latencies	
(Claim 11);	
A counter to count a number of times an	To increment a counter for each of the plurality
instruction has one of executed and replayed	of instructions to reflect the number of times
(Claim 11);	each of the plurality of instructions has been
•	executed (Claim 13);
Wherein independent instructions and	To dispatch each instruction of the plurality of
associated dependent instructions are executed	instructions to the execution unit either when
if the counter is less than a predetermined	the counter does not exceed a maximum
value and if the counter exceeds the	number of replays or, if the counter for the
predetermined value the instruction is	instruction exceeds the maximum number of
prevented from executing until data required	replays, when the instruction is safe to execute

by the instruction is available (Claim 11);	(Claim 13);
A checker coupled to the execution unit to	A checker coupled to the execution unit to
determine whether each instruction has	determine whether each instruction has
executed successfully, and couples to the	executed successfully, and couples to the
replay queue to communicate to the replay	replay queue to communicate to the replay
queue each instruction that has not executed	queue each instruction that has not executed
successfully (Claim 11).	successfully (Claim 13).
A plurality of memory devices coupled to the	A plurality of memory devices coupled to the
execution units such that the checker	execution units such that the checker
determines whether the instruction has	determines whether the instruction has
executed successfully based on a plurality of	executed successfully based on a plurality of
information provided by the memory devices	information provided by the memory devices
(Claim 12).	(Claim 14).
Receiving an instruction of a plurality of	Receiving an instruction of a plurality of
instructions (Claim 17);	instructions (Claim 19);
Placing the instruction in a queue with other	Placing the instruction in a queue with other
instructions of the plurality of instructions	instructions of the plurality of instructions
(Claim 17);	(Claim 19);
Speculatively re-ordering those of the plurality	Speculatively re-ordering those of the plurality
of instructions in a scheduler based on data	of instructions in a scheduler based on data
dependencies and instruction latencies (Claim	dependencies and instruction latencies (Claim
17);	19);

Dispatching one of the plurality of instructions	Dispatching one of the plurality of instructions
to an execution unit to be executed (Claim 17)	to an execution unit to be executed (Claim 19)
Counting a number of times an instruction has	Either when a counter for the instruction does
one of executed and replayed, wherein the	not exceed a maximum number of replays or, if
instruction and associated dependent	the counter for the instruction exceed the
instructions are executed if the number of	maximum number of replays, when a required
times the instruction has one of executed and re	data for the instruction is available (Claim 19)
la ed is less than a predetermined value and if	
the number of times the instruction has one of	
executed and replayed exceeds the	·
predetermined value the instruction is	
prevented from executing until data required	
by the instruction is available (Claim 17);	·
Executing the instruction (Claim 17);	Executing the instruction (Claim 19);
Determining whether the instruction executed	Determining whether the instruction executed
successfully (Claim 17); and	successfully (Claim 19); and
Routing the instruction and all associated	Routing the instruction back to the queue if the
dependent instructions back to the queue if the	instruction did not execute successfully (Claim
instruction did not execute successfully (Claim	19).
17);	
Retiring the instruction if the instruction	Retiring the instruction if the instruction
executed successfully and allowing the	executed successfully (Claim 19);

Page 9

Application/Control Number: 09/705,668

Art Unit: 2183

instruction's associated dependent instructions	
to execute (Claim 17),	
Allocating those of a plurality of system	Allocating those of a plurality of system
resources used by the instruction being retired	resources used by the instruction being retired
(Claim 18).	(Claim 20).
De-allocating those of the plurality of system	De-allocating those of the plurality of system
resources used by the instruction being retired	resources used by the instruction being retired
(Claim 18); and	(Claim 21); and
Removing the instruction and a plurality of	Removing the instruction and a plurality of
related data from the queue (Claim 18).	related data from the queue (Claim 21).

# Response to Arguments

- 8. Examiner withdraws the drawing objections in favor of the Preliminary Amendment, now entered in the case.
- 9. Examiner withdraws the specification objections in favor of the amended specification.
- 10. Applicant's arguments filed 15 September with respect to claims 1-9 and 11-24 have been fully considered and are persuasive. The 35 U.S.C §103 Rejection of claims 1-9 and 11-24 has been withdrawn.
- 11. On 17 November 2004, the Examiner contact Joseph Lutz (Reg. No. 43,765) regarding filing a Terminal Disclaimer to overcome the obviousness Double Patenting Rejection above and making a minor claim amendment to claim 19. Please see the interview summary attached for more details.

Art Unit: 2183

### Conclusion

Page 10

12. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

- 13. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
- 14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aimee J Li whose telephone number is (571) 272-4169. The examiner can normally be reached on M-T 7:30am-5:00pm.
- 15. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2183

668 Page 11

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AJL Aimee J. Li 17 November 2004

EDDIE CHAN
SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100